LDPC NASA Codec IP Core

Netlist price : 4050 €
Request an invoice
or
Request an evaluation version

Download pdf



FEC


IP Core implements the LDPC error-correcting coding to specifications CCSDS C2 NASA redundant 7/8. Supports synchronous and block mode. fully compatible with the standards CCSDS 131.1-O-2, GSFC–STD–9100.

Mem In CN BN Processing Mem Out Control Message memory

Version : 2.0
Build date : 2014.09
Ordering code : ip-ldpc-nasa-codec
Supported technologies : FPGA (Xilinx, Intel/Altera, Lattice, Microsemi/Actel), ASIC (Digital ASIC)
The IP Core resource utilization and performance : Specification (PDF)

return