Viterbi Decoder IP Core

Netlist price : 600 €
Request an invoice
or
Request an evaluation version

Download pdf



FEC


IP Core implements the decoding algorithm Viterbi. Support trellis coding.

Branch Metric Add Compare Select Traceback Control

Version : 2.0
Build date : 2014.09
Ordering code : ip-viterbi-decoder
Supported technologies : FPGA (Xilinx, Intel/Altera, Lattice, Microsemi/Actel), ASIC (Digital ASIC)
The IP Core resource utilization and performance : Specification (PDF)

return